收藏本站
Contents
Interrupt Pin Register .................................................................................................................... 3–43
Minimum Grant Register .............................................................................................................. 3–43
Maximum Latency Register .......................................................................................................... 3–44
Target Mode Operation ...................................................................................................................... 3–44
Target Read Transactions .............................................................................................................. 3–48
Memory Read Transactions ..................................................................................................... 3–48
I/O Read Transactions ............................................................................................................. 3–61
Configuration Read Transactions ........................................................................................... 3–62
Target Write Transactions ............................................................................................................. 3–63
Memory Write Transactions .................................................................................................... 3–63
I/O Write Transactions ............................................................................................................ 3–75
Configuration Write Transactions .......................................................................................... 3–76
Target Transaction Terminations ................................................................................................. 3–77
Retry ............................................................................................................................................ 3–77
Disconnect .................................................................................................................................. 3–79
Target Abort ............................................................................................................................... 3–86
Additional Design Guidelines for Target Transactions ............................................................ 3–88
Master Mode Operation ..................................................................................................................... 3–88
PCI Bus Parking .............................................................................................................................. 3–92
Design Consideration ............................................................................................................... 3–92
Master Read Transactions ............................................................................................................. 3–93
Memory Read Transactions ..................................................................................................... 3–93
I/O & Configuration Read Transactions ............................................................................. 3–107
Master Write Transactions .......................................................................................................... 3–108
Memory Write Transactions .................................................................................................. 3–108
I/O & Configuration Write Master Transactions ............................................................... 3–124
Abnormal Master Transaction Termination ............................................................................. 3–125
Latency Timer Expires ............................................................................................................ 3–125
Retry .......................................................................................................................................... 3–125
Disconnect Without Data ....................................................................................................... 3–126
Disconnect with Data ............................................................................................................. 3–126
Target Abort ............................................................................................................................. 3–126
Master Abort ............................................................................................................................ 3–126
Host Bridge Operation ...................................................................................................................... 3–127
Using the PCI MegaCore Function as a Host Bridge .............................................................. 3–127
PCI Configuration Read Transaction from the pci_mt64 Local Master Device to the Internal
Configuration Space ............................................................................................................... 3–127
PCI Configuration Write Transaction from the pci_mt64 Local Master Device to the Internal
Configuration Space ............................................................................................................... 3–129
64-Bit Addressing, Dual Address Cycle (DAC) ............................................................................ 3–131
Target Mode Operation ............................................................................................................... 3–131
64-Bit Address, 64-Bit Data Single-Cycle Target Read Transaction ................................ 3–132
Master Mode Operation .............................................................................................................. 3–134
64-Bit Address, 64-Bit Data Master Burst Memory Read Transaction ............................ 3–134
Chapter 4. Testbench
General Description ............................................................................................................................... 4–1
Altera Corporation
User Guide Version 11.1
vii
PCI Compiler
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
IP-SDI IP VIDEO INTERFACE - SDI
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
IP-SLITE2 IP SERIALLITE II
相关代理商/技术参数
IP-PCI/T32 功能描述:开发软件 PCI 32-bit Target MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-PCI/T64 功能描述:开发软件 PCI 64-bit Target MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-PCIE/1 功能描述:开发软件 PCI Express, x1 MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-PCIE/4 功能描述:开发软件 PCI Express, x4 MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-PCIE/8 功能描述:开发软件 PCI Express, x8 MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPPOEINJ1295 制造商:Speco Technologies 功能描述:PoE Injector - 12.95W
IPPOEINJ25 制造商:Speco 功能描述:POE INJECTOR - 25W UP TO 325FT
IPPOERPT 制造商:Speco 功能描述:POE-LAN REPEATER POWER AND DATA UP TO 1000FT